

GENERAL DESCRIPTION

The DS26519DK is an easy-to-use evaluation board for the DS26519 16-port T1/E1/J1 transceiver. The DS26519DK is a stand-alone system. The board comes complete with a transceiver, transformers, termination resistors, configuration jumpers, network connectors, processor, RS-232 interface, and power adapter. Dallas' ChipView software gives point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs support GPIO pins to indicate status, and FPGAs provide for multiple clock and signal routing configurations.

Windows is a registered trademark of Microsoft Corp.

DEMO KIT CONTENTS

- DS26519DK Board
- CD_ROM Including:
 - ChipView Software
 - DS26519 Definition Files
 - DS26519DK Definition File
 - DS26519DK Data Sheet
 - DS26519 Data Sheet

FEATURES

- Demonstrates Key Functions of DS26519 T1/E1/J1 SCT
- Network Connectors, Transformers, and Termination Ease Connectivity
- Careful Layout Provides Signal Integrity
- On-Board Processor and ChipView Software Provide Point-and-Click Access to the DS26519 Register Set
- Software-Controlled (Register Mapped) Configuration Switches Facilitate Clock and Signal Routing
- All System-Side Framer Pins are Easily Accessible for External Data Source/Sink
- LEDs Programmed via GPIO Pins Provide Status
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

ORDERING INFORMATION

PART	DESCRIPTION
DS26519DK	Demo kit for DS26519




TABLE OF CONTENTS

1.	BOARD FLOORPLAN.....	3
2.	CLOCK JUMPERS	4
3.	LINE-SIDE CONNECTIONS	4
4.	SYSTEM CONNECTORS.....	4
5.	MICROCONTROLLER	4
6.	POWER-SUPPLY CONNECTORS.....	4
7.	CONNECTING TO A COMPUTER.....	4
8.	INSTALLING AND RUNNING THE SOFTWARE.....	5
9.	ADDRESS MAP.....	6
9.1	FPGA REGISTER MAP	6
9.2	ID REGISTERS	8
9.3	CONTROL REGISTERS	9
10.	ADDITIONAL INFORMATION/RESOURCES	15
10.1	DS26519 INFORMATION.....	15
10.2	DS26519DK INFORMATION.....	15
10.3	TECHNICAL SUPPORT.....	15
11.	COMPONENT LIST	16
12.	SCHEMATICS	18

LIST OF FIGURES

Figure 1-1.	DS26519DK Board Floorplan.....	3
-------------	--------------------------------	---


LIST OF TABLES

Table 9-1.	Address Map	6
Table 9-2.	FPGA Register Map for FPGA 0 (U2)	6
Table 9-3.	FPGA Register Map for FPGA 1 (U12)	7

1. BOARD FLOORPLAN

Figure 1 shows the floor plan of the DS26519DK. The DS26519 is near the center of the board. The network connections are provided on the right side of the board, which includes transformers and stacked RJ48 connectors. Toward the center of the board are two FPGAs that provide muxes for control of system-side connections via memory-mapped registers. Above and below the DS26519 are headers that provide access to all system-side signals. The GPIO circuits next to the system connectors provide an interface to the GPIO pins via a header and an LED for each GPIO. The power-supply connections, microprocessor, and JTAG connection are all in the top left quadrant of the board. The power-supply section has three banana jacks for 3.3V, ground, and programming (used at the factory). The bottom left quadrant of the board houses a serial port connector for interface to a computer and clock distribution circuitry.

Figure 1-1. DS26519DK Board Floorplan



2. CLOCK JUMPERS

Jumpers JMP68 and JMP70 (middle left of board) select the main clock source for ports 1–8 and ports 9–16, respectively. The source can be external via JMP67 (ports 1–8) or JMP69 (ports 9–16) or on-board oscillators Y2 (ports 1–8) and Y3 (ports 9–16). Oscillators Y4 and Y5 are auxiliary oscillators for ports 1–8 and ports 9–16, respectively. The clock sources are muxed to the DS26519DK oscillators via FPGAs (see the [ADDRESS MAP](#) section for details).

3. LINE-SIDE CONNECTIONS

The DS26519DK provides four octal transformers, two stacked RJ48 connectors, and test points to support all 16 ports. The test points are clearly labeled on both sides of the transformers with port numbers.

4. SYSTEM CONNECTORS

System-side signals can be accessed from 16 headers. The headers are clearly labeled with port and signal information.

5. MICROCONTROLLER

The microcontroller has factory-installed firmware in on-chip nonvolatile memory. This firmware translates memory access requests from the RS-232 serial port into register accesses on the DS26519 and the FPGAs.

6. POWER-SUPPLY CONNECTORS

Connect a 3.3V power supply across the red J2 and black J4 (GND) banana jacks for normal operation. Banana jack J3 is used by the factory for application of programming voltage for the microcontroller. Diodes D1 and D2 provide protection against power connection reversal. The LED DS1 provides indications that a 3.3V supply is connected properly. The 3.3V supply is regulated to supply proper voltages to various circuits on the board.

7. CONNECTING TO A COMPUTER

Connect a standard DB-9 serial cable between the serial port on the DS26519DK and an available serial port on the host computer. The host computer must be a Windows-based PC. Be sure the cable is a standard straight-through cable rather than a null-modem cable. Null-modem cables prevent proper operation.

8. INSTALLING AND RUNNING THE SOFTWARE

ChipView is a general-purpose program that supports a number of Dallas Semiconductor demo kits. To install the ChipView software, run SETUP.EXE from the disk included in the DS26519DK box or from the zip file downloadable on our website at www.maxim-ic.com/DS26519DK.

After installation, run the ChipView program with the DS26519DK board powered up and connected to the PC. If the default installation options were used, one easy way to run ChipView is to click the **Start** button on the Windows toolbar and select **Programs**→**ChipView**→**ChipView**. In the opening screen, click the **Register View** button. Select the correct serial port in the **Port Selection** dialog box, then click **OK**.

Next, the **Definition File Assignment** window appears. This window has subwindows to select definition files for up to four separate boards on other Dallas evaluation platforms. In the active subwindow, select the 26519T1.DEF (or 26519E1.DEF) definition file from the list shown, or browse to find it in another directory. Press the **Continue** button.

After selecting the definition file, the main part of the ChipView window displays the DS26519's register map. To select a register, click on it in the register map. When a register is selected, the full name of the register and its bit map are displayed at the bottom of the ChipView window. Bits that are logic 0 are displayed in white, while bits that are logic 1 are displayed in green.

The ChipView software supports the following actions:

- **Toggle a bit.** Select the register in the register map and then click the bit in the bit map.
- **Write a register.** Select the register, click the **Write** button, and enter the value to be written.
- **Write all registers.** Click the **Write All** button and enter the value to be written.
- **Read a register.** Select the register in the register map and click the **Read** button.
- **Read all registers.** Click the **Read All** button.

9. ADDRESS MAP

Address space begins at 0x81000000. All offsets given in the following tables are relative to 0x81000000.

Registers in the FPGA can be easily modified using the ChipView host-based user interface software along with the definition file named "DS26519DK.DEF."

Table 9-1. Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000	FPGA	Board identification and clock/signal routing
0X4000	DS26519	DS26519 registers

9.1 FPGA Register Map

Table 9-2. FPGA Register Map for FPGA 0 (U2)

OFFSET	REGISTER NAME	TYPE	DESCRIPTION
0X0100	BID	Read only	Board ID
0X0102	XBIDH	Read only	High Nibble Extended Board ID
0X0103	XBIDM	Read only	Middle Nibble Extended Board ID
0X0104	XBIDL	Read only	Low Nibble Extended Board ID
0X0105	BREV	Read only	Board FAB Revision
0X0106	AREV	Read only	Board Assembly Revision
0X0107	PREV	Read only	FPGA Revision
0X0108	PNUM	Read only	FPGA number
0x010a 0x010b 0x010c 0x010d 0x010e 0x010f 0x0110 0x0111	TCLKnSRC	Control	DS26519 TCLKn Source , Ports 1–8
0X0112	TSERSRC1	Control	DS26519 TSER Source, Ports 1–4
0x0113	TSERSRC2	Control	DS26519 TSER Source, Ports 5–8
0X0114	TSYNCIO	Control	DS26519 TSYNC IO, Ports 1–8
0X0115	RSYNCIO	Control	DS26519 RSYNC IO, Ports 1–8
0x0116	TSYNC SRC1	Control	DS26519 TSYNC Source, Ports 1–4
0x0117	TSYNC SRC2	Control	DS26519 TSYNC Source, Ports 5–8
0x0118	RSYNC SRC1	Control	DS26519 RSYNC source, Ports 1–4
0x0119	RSYNC SRC2	Control	DS26519 RSYNC source, Ports 5–8
0x011a	CLKDIVIDE	Control	Local sync clock divider
0x011b	SYNCSRC	Control	Sync source/Local sync clock source
0x011c	TSYSCLK SRC1	Control	DS26519 TSYSCLK Source, Ports 1–4
0x011d	TSYSCLK SRC2	Control	DS26519 TSYSCLK Source, Ports 5–8
0x011e	RSYSCLK SRC1	Control	DS26519 RSYSCLK Source, Ports 1–4
0X011f	RSYSCLK SRC2	Control	DS26519 RSYSCLK Source, Ports 5–8

Table 9-3. FPGA Register Map for FPGA 1 (U12)

OFFSET	REGISTER NAME	TYPE	DESCRIPTION
0X0000	BID	Read only	Board ID
0X0002	XBIDH	Read only	High Nibble Extended Board ID
0X0003	XBIDM	Read only	Middle Nibble Extended Board ID
0X0004	XBIDL	Read only	Low Nibble Extended Board ID
0X0005	BREV	Read only	Board FAB Revision
0X0006	AREV	Read only	Board Assembly Revision
0X0007	PREV	Read only	FPGA Revision
0X0008	PNUM	Read only	FPGA number
0x000a 0x000b 0x000c 0x000d 0x000e 0x000f 0x0010 0x0011	TCLKnSRC	Control	DS26519 TCLKn Source , Ports 9–16
0X0012	TSERSRC1	Control	DS26519 TSER Source, Ports 9–12
0x0013	TSERSRC2	Control	DS26519 TSER Source, Ports 13–16
0X0014	TSYNCIO	Control	DS26519 TSYNC IO, Ports 9–16
0X0015	RSYNCIO	Control	DS26519 RSYNC IO, Ports 9–16
0x0016	TSYNC SRC1	Control	DS26519 TSYNC Source, Ports 9–12
0x0017	TSYNC SRC2	Control	DS26519 TSYNC Source, Ports 13–16
0x0018	RSYNC SRC1	Control	DS26519 RSYNC source, Ports 9–12
0x0019	RSYNC SRC2	Control	DS26519 RSYNC source, Ports 13–16
0x001a	CLKDIVIDE	Control	Local sync
0x001b	SYNCSRC	Control	Sync source/Local sync clock source
0x001c	TSYSCLKSRC1	Control	DS26519 TSYSCLK Source, Ports 9–12
0x001d	TSYSCLKSRC2	Control	DS26519 TSYSCLK Source, Ports 13–16
0x001e	RSYSCLKSRC1	Control	DS26519 RSYSCLK Source, Ports 9–12
0X001f	RSYSCLKSRC2	Control	DS26519 RSYSCLK Source, Ports 13–16

Note: The following register descriptions are specific to FPGA0 (U2) but pertain to FPGA1 (U12). The ports that are referenced in the descriptions change from ports 1–8 to ports 9–12. CLOCK1 references change to CLOCK2 (except in the RSYSCLKSRCn and TSYSCLKSRCn register, where CLOCK2 is used as a source in both FPGAs). BPCLK1 reference changes to BPCLK2.

9.2 ID Registers

BID: BOARD ID (Offset = 0X0000)

BID is read-only with a value of 0xD.

XBIDH: HIGH NIBBLE EXTENDED BOARD ID (Offset = 0X0002)

XBIDH is read-only with a value of 0x0.

XBIDM: MIDDLE NIBBLE EXTENDED BOARD ID (Offset = 0X0003)

XBIDM is read-only with a value of 0x2.

XBIDL: LOW NIBBLE EXTENDED BOARD ID (Offset = 0X0004)

XBIDL is read-only with a value of 0xa.

BREV: BOARD FAB REVISION (Offset = 0X0005)

BREV is read-only and displays the current fab revision.

AREV: BOARD ASSEMBLY REVISION (Offset = 0X0006)

AREV is read-only and displays the current assembly revision.

PREV: FPGA REVISION (Offset = 0X0007)

PREV is read-only and displays the current FPGA code revision.

PNUM: FPGA NUMBER (Offset = 0X0008)

PNUM is read-only and displays the active FPGA number (0 or 1).

9.3 Control Registers

Register Name: **TCLK1SRC**

Register Description: **TCLK1 SOURCE**

Register Offset: **0x010a**

Bit #	7	6	5	4	3	2	1	0
Name	RCLK8	RCLK7	RCLK6	RCLK5	RCLK4	RCLK3	RCLK2	RCLK1
Default	0	0	0	0	0	0	0	0

Note: An 0xF0 written to this register connects TCLK1 to OSC1_1544. An 0x0F written to this register connects TCLK1 to CLOCK1. A one written to bit RCLKn connects TCLK1 to RCLKn.

Register Name: **TCLK2SRC**

Register Description: **TCLK2 SOURCE**

Register Offset: **0x010b**

Bit #	7	6	5	4	3	2	1	0
Name	RCLK8	RCLK7	RCLK6	RCLK5	RCLK4	RCLK3	RCLK2	RCLK1
Default	0	0	0	0	0	0	0	0

Note: An 0xF0 written to this register connects TCLK2 to OSC1_1544. An 0x0F written to this register connects TCLK2 to CLOCK1. A one written to bit RCLKn connects TCLK2 to RCLKn.

Register Name: **TCLK3SRC**

Register Description: **TCLK3 SOURCE**

Register Offset: **0x010c**

Bit #	7	6	5	4	3	2	1	0
Name	RCLK8	RCLK7	RCLK6	RCLK5	RCLK4	RCLK3	RCLK2	RCLK1
Default	0	0	0	0	0	0	0	0

Note: An 0xF0 written to this register connects TCLK3 to OSC1_1544. An 0x0F written to this register connects TCLK3 to CLOCK1. A one written to bit RCLKn connects TCLK3 to RCLKn.

Register Name: **TCLK4SRC**

Register Description: **TCLK4 SOURCE**

Register Offset: **0x010d**

Bit #	7	6	5	4	3	2	1	0
Name	RCLK8	RCLK7	RCLK6	RCLK5	RCLK4	RCLK3	RCLK2	RCLK1
Default	0	0	0	0	0	0	0	0

Note: An 0xF0 written to this register connects TCLK4 to OSC1_1544. An 0x0F written to this register connects TCLK4 to CLOCK1. A one written to bit RCLKn connects TCLK4 to RCLKn.

Register Name: **TCLK5SRC**
 Register Description: **TCLK5 SOURCE**
 Register Offset: **0x010e**

Bit #	7	6	5	4	3	2	1	0
Name	RCLK8	RCLK7	RCLK6	RCLK5	RCLK4	RCLK3	RCLK2	RCLK1
Default	0	0	0	0	0	0	0	0

Note: An 0xF0 written to this register connects TCLK5 to OSC1_1544. An 0x0F written to this register connects TCLK5 to CLOCK1. A one written to bit RCLKn connects TCLK5 to RCLKn.

Register Name: **TCLK6SRC**
 Register Description: **TCLK6 SOURCE**
 Register Offset: **0x010f**

Bit #	7	6	5	4	3	2	1	0
Name	RCLK8	RCLK7	RCLK6	RCLK5	RCLK4	RCLK3	RCLK2	RCLK1
Default	0	0	0	0	0	0	0	0

Note: An 0xF0 written to this register connects TCLK6 to OSC1_1544. An 0x0F written to this register connects TCLK6 to CLOCK1. A one written to bit RCLKn connects TCLK6 to RCLKn.

Register Name: **TCLK7SRC**
 Register Description: **TCLK7 SOURCE**
 Register Offset: **0x0110**

Bit #	7	6	5	4	3	2	1	0
Name	RCLK8	RCLK7	RCLK6	RCLK5	RCLK4	RCLK3	RCLK2	RCLK1
Default	0	0	0	0	0	0	0	0

Note: An 0xF0 written to this register connects TCLK7 to OSC1_1544. An 0x0F written to this register connects TCLK7 to CLOCK1. A one written to bit RCLKn connects TCLK7 to RCLKn.

Register Name: **TCLK8SRC**
 Register Description: **TCLK8 SOURCE**
 Register Offset: **0x0111**

Bit #	7	6	5	4	3	2	1	0
Name	RCLK8	RCLK7	RCLK6	RCLK5	RCLK4	RCLK3	RCLK2	RCLK1
Default	0	0	0	0	0	0	0	0

Note: An 0xF0 written to this register connects TCLK8 to OSC1_1544. An 0x0F written to this register connects TCLK8 to CLOCK1. A one written to bit RCLKn connects TCLK8 to RCLKn.

Register Name: **TSERSRC1**
 Register Description: **TSER SOURCE 1**
 Register Offset: **0x0112**

Bit #	7	6	5	4	3	2	1	0
Name	RSER4	RSER4	RSER3	RSER3	RSER2	RSER2	RSER1	RSER1
Default	0	0	0	0	0	0	0	0

Note: A one written to either bit labeled RSER4, RSER3, RSER2, RSER1 connects TSERn with the respective RSERn pin. If both RSERn bits are written a one, TSERn is driven to a one. If both RSERn bits are written a zero, TSERn is pulled low. For example, 0x03 will drive TSER1 to a one.

Register Name: **TSERSRC2**
 Register Description: **TSER SOURCE 2**
 Register Offset: **0x0113**

Bit #	7	6	5	4	3	2	1	0
Name	RSER8	RSER8	RSER7	RSER7	RSER6	RSER6	RSER5	RSER5
Default	0	0	0	0	0	0	0	0

Note: A one written to either bit labeled RSER8, RSER7, RSER6, RSER5 connects TSERn with the respective RSERn pin. If both RSERn bits are written a one, TSERn is driven to a one. If both RSERn bits are written a zero, TSERn is pulled low. For example, 0x03 will drive TSER1 to a one.

Register Name: **TSYNCIO**
 Register Description: **TSYNC I/O SELECT**
 Register Offset: **0x0114**

Bit #	7	6	5	4	3	2	1	0
Name	TSYNC8	TSYNC7	TSYNC6	TSYNC5	TSYNC4	TSYNC3	TSYNC2	TSYNC1
Default	0	0	0	0	0	0	0	0

Note: A one written to bit TSYNCn makes the TSYNCn pin an output (driven by TSYNCnO). A zero written to bit TSYNCn makes TSYNCn an input.

Register Name: **RSYNCIO**
 Register Description: **RSYNC I/O SELECT**
 Register Offset: **0x0115**

Bit #	7	6	5	4	3	2	1	0
Name	RSYNC8	RSYNC7	RSYNC6	RSYNC5	RSYNC4	RSYNC3	RSYNC2	RSYNC1
Default	0	0	0	0	0	0	0	0

Note: A one written to bit RSYNCn makes the RSYNCn pin an output (driven by RSYNCnO). A zero written to bit RSYNCn makes RSYNCn an input.

Register Name: **TSYNCSRC1**
 Register Description: **TSYNC SOURCE 1**
 Register Offset: **0x0116**

Bit #	7	6	5	4	3	2	1	0
Name	RSYNC4	SYNC4	RSYNC3	SYNC3	RSYNC2	SYNC2	RSYNC1	SYNC1
Default	0	0	0	0	0	0	0	0

Note: A one written to bit SYNCn connects TSYNCnO to a common internal SYNC net. A one written to RSYNCn connects RSYNCn to TSYNCnO. If both RSYNCn and SYNCn are written a one, TSYNCnO is driven to a logic 1. If both RSYNCn and SYNCn are written a zero, TSYNCnO is held at zero.

Register Name: **TSYNCSRC2**
 Register Description: **TSYNC SOURCE 2**
 Register Offset: **0x0117**

Bit #	7	6	5	4	3	2	1	0
Name	RSYNC8	SYNC8	RSYNC7	SYNC7	RSYNC6	SYNC6	RSYNC5	SYNC5
Default	0	0	0	0	0	0	0	0

Note: A one written to bit SYNCn connects TSYNCnO to a common internal SYNC net. A one written to RSYNCn connects RSYNCn to TSYNCnO. If both RSYNCn and SYNCn are written a one, TSYNCnO is driven to a logic 1. If both RSYNCn and SYNCn are written a zero, TSYNCnO is held at zero.

Register Name: **RSYNCSRC1**
 Register Description: **RSYNC SOURCE 1**
 Register Offset: **0x0118**

Bit #	7	6	5	4	3	2	1	0
Name	TSYNC4	SYNC4	TSYNC3	SYNC3	TSYNC2	SYNC2	TSYNC1	SYNC1
Default	0	0	0	0	0	0	0	0

Note: A one written to bit SYNCn connects RSYNCnO to a common internal SYNC net. A one written to TSYNCn connects TSYNCn to RSYNCnO. If both TSYNCn and SYNCn are written a one, RSYNCnO is driven to a logic 1. If both TSYNCn and SYNCn are written a zero, RSYNCnO is held at zero.

Register Name: **RSYNCSRC2**
 Register Description: **RSYNC SOURCE 2**
 Register Offset: **0x0119**

Bit #	7	6	5	4	3	2	1	0
Name	TSYNC8	SYNC8	TSYNC7	SYNC7	TSYNC6	SYNC6	TSYNC5	SYNC5
Default	0	0	0	0	0	0	0	0

Note: A one written to bit SYNCn connects RSYNCnO to a common internal SYNC net. A one written to TSYNCn connects TSYNCn to RSYNCnO. If both TSYNCn and SYNCn are written a one, RSYNCnO is driven to a logic 1. If both TSYNCn and SYNCn are written a zero, RSYNCnO is held at zero.

Register Name: **CLKDIVIDE**
 Register Description: **SYNC CLOCK DIVIDER**
 Register Offset: **0x011a**

Bit #	7	6	5	4	3	2	1	0
Name	B7	B6	B5	B4	B3	B2	B1	B0
Default	0	0	0	0	0	0	0	0

Note: The SYNC SOURCE clock is divided by the value in this register to provide a local sync. For instance, for T1 a divisor of 193 is appropriate (C1H)

Register Name: **SYNCSRC**
 Register Description: **LOCAL SYNC CLOCK SOURCE AND NET SYNC SOURCE**
 Register Offset: **0x011b**

Bit #	7	6	5	4	3	2	1	0
Name	TSYNC1	RSYNC1	LOCAL	LOCAL	BPCLK1	OSC1	CLOCK1	CLOCK1
Default	0	0	0	0	0	0	0	0

Note: A one written to the upper nibble connects internal net (sync) to respective source. A one written lower nibble connects local sync generator to respective clock. Bit named LOCAL is a locally generated sync.

Register Name: **TSYSCLKSRC1**
 Register Description: **TSYSCLK SOURCE 1**
 Register Offset: **0x011c**

Bit #	7	6	5	4	3	2	1	0
Name	BPCLK1	CLOCK2	BPCLK1	CLOCK2	BPCLK1	CLOCK2	BPCLK1	CLOCK2
Default	0	0	0	0	0	0	0	0

Note: A one written to bits 6 or 7 connects BPCLK1 or CLOCK2 to TSYSCLK4, respectively. Bits (4, 5), (2, 3), and (0, 1) correspond similarly to TSYSCLK3, TSYSCLK2, and TSYSCLK1, respectively. CLOCK2 comes from FPGA1.

Register Name: **TSYSCLKSRC2**
 Register Description: **TSYSCLK SOURCE 2**
 Register Offset: **0x011d**

Bit #	7	6	5	4	3	2	1	0
Name	BPCLK1	CLOCK2	BPCLK1	CLOCK2	BPCLK1	CLOCK2	BPCLK1	CLOCK2
Default	0	0	0	0	0	0	0	0

Note: A one written to bits 6 or 7 connects BPCLK1 or CLOCK2 to TSYSCLK8, respectively. Bits (4, 5), (2, 3), and (0, 1) correspond similarly to TSYSCLK7, TSYSCLK6, and TSYSCLK5, respectively. CLOCK2 comes from FPGA1.

Register Name: **RSYSCLKSRC1**
 Register Description: **RSYSCLK SOURCE 1**
 Register Offset: **0x011e**

Bit #	7	6	5	4	3	2	1	0
Name	BPCLK1	CLOCK2	BPCLK1	CLOCK2	BPCLK1	CLOCK2	BPCLK1	CLOCK2
Default	0	0	0	0	0	0	0	0

Note: A one written to bits 6 or 7 connects BPCLK1 or CLOCK2 to RSYCLK4, respectively. Bits (4, 5), (2, 3), and (0, 1) correspond similarly to RSYCLK3, RSYCLK2, and RSYCLK1, respectively. CLOCK2 comes from FPGA1.

Register Name: **RSYSCLKSRC2**
 Register Description: **RSYSCLK SOURCE 2**
 Register Offset: **0x011f**

Bit #	7	6	5	4	3	2	1	0
Name	BPCLK1	CLOCK2	BPCLK1	CLOCK2	BPCLK1	CLOCK2	BPCLK1	CLOCK2
Default	0	0	0	0	0	0	0	0

Note: A one written to bits 6 or 7 connects BPCLK1 or CLOCK2 to RSYCLK8, respectively. Bits (4, 5), (2, 3), and (0, 1) correspond similarly to RSYCLK7, RSYCLK6, and RSYCLK5, respectively. CLOCK2 comes from FPGA1.

10. ADDITIONAL INFORMATION/RESOURCES

10.1 DS26519 Information

For more information about the DS26519, refer to the DS26519 data sheet at www.maxim-ic.com/DS26519.

10.2 DS26519DK Information

For more information about the DS26519DK including software downloads, refer to the DS26519DK Quick View page at www.maxim-ic.com/DS26519DK.

10.3 Technical Support

For additional technical support, go to www.maxim-ic.com/support.

11. COMPONENT LIST


DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C174, C175	2	L_0603 CERAM 22pF 25V 5% NPO	AVX	06033A220JAT
C19, C20, C21, C24-C30, C32-C73, C75-C78, C80-C97, C99-C102, C104-C172, C193-C195	150	L_0603 CERAM .1uF 16V 20% X7R	AVX	0603YC104MAT
Y2-Y5	4	SOCKET, OSCILLATOR, HALF SIZE, 4-PIN THROUGH-HOLE	ARI	110880
J4	1	SOCKET, BANANA PLUG, HORIZONTAL, BLACK	MSR	164-6218
J2, J3	2	SOCKET, BANANA PLUG, HORIZONTAL, RED	MSR	164-6219
D1, D2	2	DIODE 1A 50V GEN PURPOSE SILICON	GEN	1N4001
J13	1	L_CONN, DB9 RA, LONG CASE	AMP	747459-1
R6-R9, R19, R22, R24, R75-R90, R95-R115, R134, R143, R144, R146, R148-R163, R168-R199, R204-R223, R237-R257, R262-R277	153	L_RES 0603 0 Ohm 1/16W 1%	AVX	CJ10-000F
U6, U7	2	IC, SRAM, 128K X 8, 32 PIN SOIC	CYP	CY62128VL-70SC
U11	1	DUAL RS232 XMITR/RCVR 16 PIN SOIC (300 MIL)	DAL	DS232AS
Y1	1	XTAL, LOW PROFILE, 8.000MHZ	ECL	EC1-8.000M
C1-C4, C181-C192	16	0805 CERAM 560pF 50V 5% NPO	PAN	ECJ-2VC1H561K
C7,C8	2	1206 CERAM 6.8uF 6.3V 10% X5R	PAN	ECJ-3YB0J685K
C10-C18, C22, C23, C31, C74, C79, C98, C103, C176-C180	21	L_1206 CERAM 10uF 10V 20%	PAN	ECJ-3YB1A106M
C5,C6	2	1206 CERAM 4.7uF 25V 10% X5R	PAN	ECJ-3YB1E475K
C9	1	L_D CASE TANT 68uF 16V 20%	PAN	ECS-T1CD686R
C173	1	L_B CASE TANT 10uF 16V 20%	PAN	ECS-T1CX106R
R20	1	RES 0603 10.0K Ohm 1/16W 1%	PAN	ERJ-3EKF1002V
R91-R94, R164-R167, R200-R203, R258-R261	16	RES 0603 121 Ohm 1/16W 1%	PAN	ERJ-3EKF1210V
R120	1	RES 0603 33.2 Ohm 1/16W 1%	PAN	ERJ-3EKF33R2V
R232, R233	2	L_RES 0603 51.1 Ohm 1/16W 1%	PAN	ERJ-3EKF51R1V
R119, R278, R280, R284, R286, R290, R292, R296, R298, R302, R304, R310, R312, R316, R318, R322, R324	17	L_RES 0603 1.0K Ohm 1/16W 5%	PAN	ERJ-3GEYJ102V
R10-R18, R118, R121- R132, R135-R138, R140-R142, R145, R279, R281, R285, R287, R291, R293, R297, R299, R303, R305, R306, R311, R313, R317, R319, R323, R325	47	L_RES 0603 10K Ohm 1/16W 5%	PAN	ERJ-3GEYJ103V

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R139	1	RES 0603 1.0M Ohm 1/16W 5%	PAN	ERJ-3GEYJ105V
R21, R23, R25, R26, R28-R74, R224-R231, R328	60	L_RES 0603 33 Ohm 1/16W 5%	PAN	ERJ-3GEYJ330V
R1-R5, R116, R117, R282, R283, R288, R289, R294, R295, R300, R301, R307-R309, R314, R315, R320, R321, R326, R327	24	L_RES 0603 330 Ohm 1/16W 5%	PAN	ERJ-3GEYJ331V
R234	1	RES 0603 3.3K Ohm 1/16W 5%	PAN	ERJ-3GEYJ332V
R235, R236	2	RES 0603 4.7K Ohm 1/16W 5%	PAN	ERJ-3GEYJ472V
SW2	1	L_SWITCH MOM 4PIN SINGLE POLE	PAN	EVQPAE04M
J12	1	HEADER, 14 PIN, DUAL ROW, VERT	STC	HDR-TSW-107-14-T-D
J5-J11, J15-J23	16	HEADER, 20 PIN, DUAL ROW, VERT	STC	HDR-TSW-110-14-T-D
DS1, DS2	2	LED, RED, SMD	PAN	LN1251C
DS3-DS19	17	L_LED, RED, SMD	PAN	LN1251C
U3	1	L_IC, LINEAR REGULATOR, 1.5W, 1.8V OR ADJ, 1A, 16 PIN TSSOP-EP	MAX	MAX1793EUE-18
U4	1	IC, LINEAR REGULATOR, 1.5W, 2.5V OR ADJ, 1A, 16 PIN TSSOP-EP	MAX	MAX1793EUE-25
U9	1	IC, OPEN DRAIN MICROPROCESSOR RESET CKT, 3.08V 140MS, 4PIN SOT143	MAX	MAX6315US31D3-T
U10	1	MICROPROCESSOR RESET CIRCUITS, 3.08V RESET, 3 PIN SC70	MAX	MAX803TEXR-T
U8	1	MICROPROCESSOR VOLTAGE MONITOR, 3.08V RESET, 4PIN SOT143	MAX	MAX811TEUS-T
U5	1	IC, MCORE MICROCONTROLLER, 144 PIN LQFP	MOT	MMC2107PV
JMP7-JMP66, JMP71-JMP106	96	DO NOT PLACE, OPEN 2PIN TH JUMPER	NA	NA
R133, R147	2	RES 0603 DO NOT POPULATE	NA	NA
TP1-TP28, TP37-TP48, TP50	41	TESTPOINT, 1 PLATED HOLE, DO NOT STUFF	NA	NA
U13-U16, U18-U34	21	L_TINYLOGIC HIGH SPEED 2-INPUT OR GATE, 5 PIN SOT23	FAI	NC7SZ32M5
J1	1	L_CONN, 12 PIN, DUAL ROW, VERT	SUL	PTC06DAAN
J24, J25	2	CONNECTOR, STACKED OCTAL JACK, 64- PIN, SHIELDED	MOL	SD-44520-001
U1	1	SOCKET, SURFACE MOUNT, BGA, 484P, 1MM	IRO	SG-BGA-6120
SW1	1	L_SWITCH, SPDT SLIDE, 3PIN TH	TYC	SSA12
JMP1-JMP6, JMP67, JMP69	8	L_2 PIN HEADER, .100 CENTERS, VERTICAL	STC	TSW-102-07-T-S
JMP68, JMP70	2	L_HEADER, 3-PIN, .100 CENTERS, VERTICAL	STC	TSW-103-07-T-S
J14	1	L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT	STC	TSW-105-07-T-D
T1-T4	4	XFMR, XMIT/RCV, 1 TO 2 AND 1 TO 1, SMT 32 PIN	PUL	TX1475

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
L1	1	INDUCTOR 1.0uH 2PIN SMT 20%	COT	UP1B-1R0
U2, U12	2	XILINX SPARTAN 2.5V FPGA,256 PIN BGA	XIL	XC2S50-5FG256C
U17	1	IC, PLATFORM FLASH IN-SYS PROG CONFIG PROM, 2MBIT, 20 PIN TSSOP	XIL	XCF02SVO20C

12. SCHEMATICS

The schematics are featured in the following pages.




Tue Aug 08 18:16:57 2006

TITLE: DS26519DK01A1	DATE: 052506
ENGINEER: JML	PAGE: 1 OF 24

D	B	7	6	5	4	3	2	1			
D	D	C	C	B	B	A	A	A			
		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING1 A4_RRING RTIP1 B4_RTIP RTIPE1 A3_RTIFE RCHBLK1 F3_RCHBLK RCLK1 W19_RCLK RSER1 D12_RSER RSI1 D4_RSI1 RSYN1 W19_RSYN RSYCLK1 U1B_RSYCLK RMSYN1 C13_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING3 U2_RRING RTIP3 U1_RTIP RTIPE3 U1_RTIFE RCHBLK3 H5_RCHBLK RCLK3 W19_RCLK RSER3 J5_RSER RSI3 J7_RSI1 RSYN3 W19_RSYN RSYCLK3 J6_RSYCLK RMSYN3 U7_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING5 AE20_RRING RTIP5 AE20_RTIP RTIPE5 AE21_RTIFE RCHBLK5 AB8_RCHBLK RCLK5 W152_RCLK RSER5 Y10_RSER RSI5 U10_RSI1 RSYN5 R4133_RSYN RSYCLK5 AB7_RSYCLK RMSYN5 U13_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING6 HE2_RRING RTIP6 J21_RTIP RTIPE6 J22_RTIFE RCHBLK6 AA11_RCHBLK RCLK6 W19_RCLK RSER6 AA10_RSER RSI6 U11_RSI1 RSYN6 R4633_RSYN RSYCLK6 AB10_RSYCLK RMSYN6 U13_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING6 HE2_RRING RTIP6 J21_RTIP RTIPE6 J22_RTIFE RCHBLK6 AA11_RCHBLK RCLK6 W19_RCLK RSER6 AA10_RSER RSI6 U11_RSI1 RSYN6 R4633_RSYN RSYCLK6 AB10_RSYCLK RMSYN6 U13_RMSYN</p>	
		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR D5 TRINGB E6 TTIPA C5 TTIPB D5 TCHBLK A15 ICHBLK1 TCLK F7 ICLK1 TSER B15 ISER1 TSI1 B14 ISIG1 TSYN1 W19 TSYN1 I TSYN1 K1 TSYN1 I TSYN1 K1 TSYN1 K1</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR T4 TRINGB T5 TTIPA R4 TTIPB R5 TCHBLK N9 ICHBLK3 TCLK RB ICLK3 TSER T8 ISER3 TSI1 P9 ISIG3 TSYN1 W19 TSYN1 K3 TSYN1 K3 TSYN1 K3</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR T4 TRINGB T5 TTIPA R4 TTIPB R5 TCHBLK N9 ICHBLK3 TCLK RB ICLK3 TSER T8 ISER3 TSI1 P9 ISIG3 TSYN1 W19 TSYN1 K3 TSYN1 K3 TSYN1 K3</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR J18 TRINGB J19 TTIPA K18 TTIPB K19 TCHBLK W10 ICHBLK6 TCLK AB8 ICLK6 TSER U11 ISER6 TSI1 U12 ISIG6 TSYN1 W19 TSYN1 K6 TSYN1 K6</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR J18 TRINGB J19 TTIPA K18 TTIPB K19 TCHBLK W10 ICHBLK6 TCLK AB8 ICLK6 TSER U11 ISER6 TSI1 U12 ISIG6 TSYN1 W19 TSYN1 K6 TSYN1 K6</p>	
		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING2 R2_RRING RTIP2 I2_RTIP RTIPE2 R1_RTIFE RCHBLK2 GB_RCHBLK RCLK2 W19_RCLK RSER2 E12_RSER RSI2 B16_RSI1 RSYN2 W19_RSYN RSYCLK2 G9_RSYCLK RMSYN2 C15_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING4 Y1_RRING RTIP4 Y2_RTIP RTIPE4 AB1_RTIFE RCHBLK4 Y7_RCHBLK RCLK4 W19_RCLK RSER4 AB4_RSER RSI4 R10_RSI1 RSYN4 W19_RSYN RSYCLK4 W19_RSYCLK RMSYN4 I9_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING4 Y1_RRING RTIP4 Y2_RTIP RTIPE4 AB1_RTIFE RCHBLK4 Y7_RCHBLK RCLK4 W19_RCLK RSER4 AB4_RSER RSI4 R10_RSI1 RSYN4 W19_RSYN RSYCLK4 W19_RSYCLK RMSYN4 I9_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING4 Y1_RRING RTIP4 Y2_RTIP RTIPE4 AB1_RTIFE RCHBLK4 Y7_RCHBLK RCLK4 W19_RCLK RSER4 AB4_RSER RSI4 R10_RSI1 RSYN4 W19_RSYN RSYCLK4 W19_RSYCLK RMSYN4 I9_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING4 Y1_RRING RTIP4 Y2_RTIP RTIPE4 AB1_RTIFE RCHBLK4 Y7_RCHBLK RCLK4 W19_RCLK RSER4 AB4_RSER RSI4 R10_RSI1 RSYN4 W19_RSYN RSYCLK4 W19_RSYCLK RMSYN4 I9_RMSYN</p>	
		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR P4 TRINGB P5 TTIPA N4 TTIPB N5 TCHBLK A17 ICHBLK2 TCLK G10 ICLK2 TSER D14 ISER2 TSI1 C14 ISIG2 TSYN1 W19 TSYN1 K2 TSYN1 K2 TSYN1 K2</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR U5 TRINGB U4 TTIPA U4 TTIPB U3 TCHBLK U8 ICHBLK4 TCLK AB4 ICLK4 TSER R12 ISER4 TSI1 R11 ISIG4 TSYN1 W19 TSYN1 K4 TSYN1 K4 TSYN1 K4</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR U5 TRINGB U4 TTIPA U4 TTIPB U3 TCHBLK U8 ICHBLK4 TCLK AB4 ICLK4 TSER R12 ISER4 TSI1 R11 ISIG4 TSYN1 W19 TSYN1 K4 TSYN1 K4 TSYN1 K4</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR U5 TRINGB U4 TTIPA U4 TTIPB U3 TCHBLK U8 ICHBLK4 TCLK AB4 ICLK4 TSER R12 ISER4 TSI1 R11 ISIG4 TSYN1 W19 TSYN1 K4 TSYN1 K4 TSYN1 K4</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>TRINGR U5 TRINGB U4 TTIPA U4 TTIPB U3 TCHBLK U8 ICHBLK4 TCLK AB4 ICLK4 TSER R12 ISER4 TSI1 R11 ISIG4 TSYN1 W19 TSYN1 K4 TSYN1 K4 TSYN1 K4</p>	
		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING2 R2_RRING RTIP2 I2_RTIP RTIPE2 R1_RTIFE RCHBLK2 GB_RCHBLK RCLK2 W19_RCLK RSER2 E12_RSER RSI2 B16_RSI1 RSYN2 W19_RSYN RSYCLK2 G9_RSYCLK RMSYN2 C15_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING2 R2_RRING RTIP2 I2_RTIP RTIPE2 R1_RTIFE RCHBLK2 GB_RCHBLK RCLK2 W19_RCLK RSER2 E12_RSER RSI2 B16_RSI1 RSYN2 W19_RSYN RSYCLK2 G9_RSYCLK RMSYN2 C15_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING2 R2_RRING RTIP2 I2_RTIP RTIPE2 R1_RTIFE RCHBLK2 GB_RCHBLK RCLK2 W19_RCLK RSER2 E12_RSER RSI2 B16_RSI1 RSYN2 W19_RSYN RSYCLK2 G9_RSYCLK RMSYN2 C15_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING2 R2_RRING RTIP2 I2_RTIP RTIPE2 R1_RTIFE RCHBLK2 GB_RCHBLK RCLK2 W19_RCLK RSER2 E12_RSER RSI2 B16_RSI1 RSYN2 W19_RSYN RSYCLK2 G9_RSYCLK RMSYN2 C15_RMSYN</p>		<p>NA U1</p> <p>DS26519-U PORT</p> <p>RRING2 R2_RRING RTIP2 I2_RTIP RTIPE2 R1_RTIFE RCHBLK2 GB_RCHBLK RCLK2 W19_RCLK RSER2 E12_RSER RSI2 B16_RSI1 RSYN2 W19_RSYN RSYCLK2 G9_RSYCLK RMSYN2 C15_RMSYN</p>	
				<p>NA U1</p> <p>DS26519DK01A1</p> <p>ENGINEER: JML</p>				<p>DATE: 052505</p> <p>PAGE: 2 OF 24</p>			
								<p>Mon Jan 29 11:17:12 2007</p>			

B	7	6	5	4	3	2	1
D	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING7 F21 RRING TRINGA H18 TRING7 TRINGB H19</p> <p>RTIP7 G21 RTIP TTIPA G18 TTIP7</p> <p>RTIPE7 F22 RTIPE RTIPE9 A413 RTIPE</p> <p>RCHBLK7 E18 RCHBLK TCHBLK E14 TCHBLK7</p> <p>RCLK7 F4733 RCLK RCLK7 W4733 RCLK TCLK B21 TCLK7</p> <p>RSER7 B18 RSER TSER C17 TSER7</p> <p>RSIG7 H17 RSIG B17 TISIG7</p> <p>RSYNCR W419 RSYNC TSYNC D20 W419 RSYNC</p> <p>RSYSCLK7 C19 RSYSCLK TSYCLK C18 TSYCLK7</p> <p>RMSYNCR D16 RMSYNC</p>						
C	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING9 AB12 RRING TRINGA Y11 TRING9 TRINGB Y12</p> <p>RTIPE9 AB13 RTIP TTIPA U1 TTIP9</p> <p>RTIPE9 A413 RTIPE RTIPE9 A413 RTIPE</p> <p>RCHBLK9 G7 RCHBLK TCHBLK N20 TCHBLK9</p> <p>RCLK9 R5233 RCLK RCLK9 W5233 RCLK TCLK K14 TCLK9</p> <p>RSER9 L17 RSER TSER U21 TSER9</p> <p>RSIG9 F6 RSIG U22 TISIG9</p> <p>RSYNCR W419 RSYNC TSYNC R5233 W419 RSYNC</p> <p>RSYSCLK9 G6 RSYSCLK TSYCLK L4 TSYCLK9</p> <p>RMSYNCR T21 RMSYNC</p>						
D	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING11 AB18 RRING TRINGA U15 TRING11 TRINGB U16</p> <p>RTIPE11 AB17 RTIP TTIPA U16 TTIP11</p> <p>RTIPE11 AB18 RTIPE RTIPE11 AB18 RTIPE</p> <p>RCHBLK11 B2 RCHBLK TCHBLK Y5 TCHBLK11</p> <p>RCLK11 R5233 RCLK RCLK11 W5233 RCLK TCLK W5 TCLK11</p> <p>RSER11 B1 RSER TSER W6 TSER11</p> <p>RSIG11 D2 RSIG U6 TISIG11</p> <p>RSYNCR W419 RSYNC TSYNC Y6 W419 TSYNC11</p> <p>RSYSCLK11 F2 RSYSCLK TSYCLK E2 TSYCLK11</p> <p>RMSYNCR U6 RMSYNC</p>						
B	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING12 N22 RRING TRINGA L28 TRING12 TRINGB M20</p> <p>RTIPE12 M22 RTIP TTIPA L18 TTIP12</p> <p>RTIPE12 L22 RTIPE RTIPE12 L22 RTIPE</p> <p>RCHBLK12 M4 RCHBLK TCHBLK M6 TCHBLK12</p> <p>RCLK12 R5233 RCLK RCLK12 W5233 RCLK TCLK M8 TCLK12</p> <p>RSER12 K7 RSER TSER C1 TSER12</p> <p>RSIG12 Y4 RSIG A1 TISIG12</p> <p>RSYNCR W419 RSYNC TSYNC M2 W419 TSYNC12</p> <p>RSYSCLK12 AB2 RSYSCLK TSYCLK AB3 TSYCLK12</p> <p>RMSYNCR H4 RMSYNC</p>						
A	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA E20 TRING10 TRINGB E19</p> <p>RTIPE10 AB15 RTIP TTIPA F18 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK H12 TCHBLK8</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK D18 TCLK8</p> <p>RSER10 L16 RSER TSER E17 TSER8</p> <p>RSIG10 P20 RSIG F14 TISIG8</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC8</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK Y21 TSYCLK8</p> <p>RMSYNCR V22 RMSYNC</p>						
B	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
A	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
B	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
A	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
B	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
A	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
B	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
A	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
B	<p>NA U1</p> <p>DS26519-U</p> <p>PORT</p> <p>RRING10 AB15 RRING TRINGA H14 TRING10 TRINGB U14</p> <p>RTIPE10 AB15 RTIP TTIPA U1 TTIP10</p> <p>RTIPE10 AB16 RTIPE RTIPE10 AB16 RTIPE</p> <p>RCHBLK10 L15 RCHBLK TCHBLK M22 TCHBLK10</p> <p>RCLK10 R5233 RCLK RCLK10 W5233 RCLK TCLK P16 TCLK10</p> <p>RSER10 L16 RSER TSER R20 TSER10</p> <p>RSIG10 P20 RSIG U21 TISIG10</p> <p>RSYNCR W419 RSYNC TSYNC H18 W419 TSYNC10</p> <p>RSYSCLK10 P18 RSYSCLK TSYCLK R19 TSYCLK10</p> <p>RMSYNCR V22 RMSYNC</p>						
D	<p>TITLE: DS26519DK01A1</p> <p>ENGINEER: JML</p>						
B	<p>DATE: 052506</p> <p>PAGE: 3 OF 24</p>						
A	<p>Thu Mar 23 11:19:21 2006</p>						



Mon Jan 29 11:26:19 2007

TITLE: DS26519DK01A1

DATE: 052506

ENGINEER: JML

PAGE: 5 OF 24

1

2

3

4


5

6

7

8

9




Thu Mar 23 11:19:21 2006

TITLE: DS26519DK01A1
 DATE: 052506

ENGINEER: JML
 PAGE: 5 OF 24

1 2 3 4 5 6 7 1 2 3 4 5 6 7




Thu Mar 23 11:19:21 2006

TITLE: DS26519DK01A1

DATE: 052506

ENGINEER: JML


PAGE: B OF 24



TITLE: DS26519DK01A1
 ENGINEER: JML

DATE: Thu Mar 23 11:19:21 2006
 DATE: 052506

PAGE: 9 OF 24




Thu Mar 23 11:19:21 2006

TITLE: DS26519DK01A1

ENGINEER: JML


DATE: 052506

PAGE: 10 OF 24




Thu Mar 23 11:19:21 2006

TITLE: DS26519DK01A1	DATE: 052506
ENGINEER: JML	PAGE: 11 OF 24



Thu Mar 23 11:19:21 2006

TITLE: DS26519DK01A1	DATE: 052506
ENGINEER: JML	PAGE: 12 OF 24



TITLE: DS26S19DK01A1

ENGINEER: JML

DATE: 052506

PAGE: 13 OF 24

Mon Jan 29 12:59:52 2007

B	7	6	5	4	3	2	1
D	C	B	A				

NA

GCK1	I01.5	
RB	I01.5	<TP37
T2	R5YSCLK16	
T4	R5YSCLK15	I02.5VREF
T6	R5YSCLK14	
T8	R5YSCLK13	
T10	R5YSCLK12	
T12	R5YSCLK11	
T14	R5YSCLK10	
T16	R5YSCLK9	I08.5VREF
T18	MCLK	
T20	TP39	<TP39
T22	TSYNC10	
T24	TSYNC11	
T26	TSYNC12	
T28	TSYNC13	
T30	TSYNC14	
T32	TSYNC15	
T34	TSYNC16	

NA

FIC1	NB	GCK0	
RCLK15	R9	I01.4	
RCLK15	R9	I02.4	
FIC2	PB	I03.4VREF	
RCLK14	T10	I04.4	
RCLK13	R11	I05.4	
RCLK12	MLL	I06.4	
RCLK11	T11	I07.4	
RCLK10	NULL	I08.4	
FIC3	T12	I09.4VREF	
RCLK9	R13	I010.4	
RSER16	P13	I011.4	
RSER15	T14	I012.4	
RSER14	M10	I013.4	
RSER13	R10	I014.4	
RSER12	P10	I015.4	
RSER11	R12	I016.4	
RSER10	P11	I017.4	
RSER9	T13	I018.4	
FIC4	N12	I019.4	
FIC5	P12	I020.4	
FIC6	N10	I021.4	
FIC7	T9	I022.4	

NA

I01.5	TRDY	J2	
I02.6	H1	TCLK16	TP40
I03.6	J1	TCLK15	TP41
I04.6	VREF	J3	TP42
I05.6	L1	TCLK14	
I06.6	L2	TCLK13	
I07.6	K4	TCLK12	
I08.6	M1	TCLK11	
I09.6	L4	TCLK10	
I010.6	VREF	N1	FIC16
I011.6	N2	TCLK9	
I012.6	R1	TSER16	
I013.6	M3	TSER15	
I014.6	J4	TSER14	
I015.6	K5	TSER13	
I016.6	K2	TSER12	
I017.6	K1	TSER11	
I018.6	K3	TSER10	
I019.6	M2	TSER9	
I020.6	L3	FIC15	
I021.6	P1	FIC14	
I022.6	L5	FIC13	
I023.6	M4	FIC12	

NA

GCK1	I01.5	
RB	I01.5	<TP37
T2	R5YSCLK16	
T4	R5YSCLK15	I02.5VREF
T6	R5YSCLK14	
T8	R5YSCLK13	
T10	R5YSCLK12	
T12	R5YSCLK11	
T14	R5YSCLK10	
T16	R5YSCLK9	I08.5VREF
T18	MCLK	
T20	TP39	<TP39
T22	TSYNC10	
T24	TSYNC11	
T26	TSYNC12	
T28	TSYNC13	
T30	TSYNC14	
T32	TSYNC15	
T34	TSYNC16	

NA

FIC1	NB	GCK0	
RCLK15	R9	I01.4	
RCLK15	R9	I02.4	
FIC2	PB	I03.4VREF	
RCLK14	T10	I04.4	
RCLK13	R11	I05.4	
RCLK12	MLL	I06.4	
RCLK11	T11	I07.4	
RCLK10	NULL	I08.4	
FIC3	T12	I09.4VREF	
RCLK9	R13	I010.4	
RSER16	P13	I011.4	
RSER15	T14	I012.4	
RSER14	M10	I013.4	
RSER13	R10	I014.4	
RSER12	P10	I015.4	
RSER11	R12	I016.4	
RSER10	P11	I017.4	
RSER9	T13	I018.4	
FIC4	N12	I019.4	
FIC5	P12	I020.4	
FIC6	N10	I021.4	
FIC7	T9	I022.4	


NA

I01.5	TRDY	J2	
I02.6	H1	TCLK16	TP40
I03.6	J1	TCLK15	TP41
I04.6	VREF	J3	TP42
I05.6	L1	TCLK14	
I06.6	L2	TCLK13	
I07.6	K4	TCLK12	
I08.6	M1	TCLK11	
I09.6	L4	TCLK10	
I010.6	VREF	N1	FIC16
I011.6	N2	TCLK9	
I012.6	R1	TSER16	
I013.6	M3	TSER15	
I014.6	J4	TSER14	
I015.6	K5	TSER13	
I016.6	K2	TSER12	
I017.6	K1	TSER11	
I018.6	K3	TSER10	
I019.6	M2	TSER9	
I020.6	L3	FIC15	
I021.6	P1	FIC14	
I022.6	L5	FIC13	
I023.6	M4	FIC12	

NA


I01.7		
I02.7	BCLK1	
I03.7	BCLK2	
I04.7	FIC8	
I05.7	TSYSCLK16	
I06.7	TSYSCLK15	
I07.7	TSYSCLK14	
I08.7	TSYSCLK13	
I09.7	TSYSCLK12	
I10.7	TSYSCLK11	
I11.7	TSYSCLK10	
I12.7	TSYSCLK9	
I13.7	FIC9	
I14.7	FIC10	
I15.7	FIC11	
I16.7	RSYNC16	
I17.7	RSYNC15	
I18.7	RSYNC14	
I19.7	RSYNC13	
I20.7	RSYNC12	
I21.7	RSYNC11	
I22.7	RSYNC10	
I23.7	H4	

NA



Thu Mar 23 11:19:21 2006

TITLE: DS26519DK01A1	DATE: 052506
ENGINEER: JML	PAGE: 15 OF 24



1 2 3 4 5 6 7

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P

CONN_20P


CONN_20P

Thu Mar 23 11:19:21 2006

TITLE: DS26519DK01A1
 ENGINEER: JML

DATE: 052506
 PAGE: 15 OF 24

SYSTEM CONNECTORS



NA
J5

1	RCLK10	GND
2	TCLK10	GND
3	RSER10	GND
4	TSER10	GPIO10
5	RSYNC10	RMSG10
6	RCHBLK10	RSIG10
7	TCHBLK10	GND
8	RSYSLK10	GND
9	TSYSLK10	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

CONN_20P

J6

1	RCLK11	GND
2	TCLK11	GND
3	RSER11	GND
4	TSER11	GPIO11
5	RSYNC11	RMSG11
6	RCHBLK11	RSIG11
7	TCHBLK11	GND
8	RSYSLK11	GND
9	TSYSLK11	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

CONN_20P

J7

1	RCLK12	GND
2	TCLK12	GND
3	RSER12	GND
4	TSER12	GPIO12
5	RSYNC12	RMSG12
6	RCHBLK12	RSIG12
7	TCHBLK12	GND
8	RSYSLK12	GND
9	TSYSLK12	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

CONN_20P

J8

1	RCLK13	GND
2	TCLK13	GND
3	RSER13	GND
4	TSER13	GPIO13
5	RSYNC13	RMSG13
6	RCHBLK13	RSIG13
7	TCHBLK13	GND
8	RSYSLK13	GND
9	TSYSLK13	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

NA
J9

1	RCLK14	GND
2	TCLK14	GND
3	RSER14	GND
4	TSER14	GPIO14
5	RSYNC14	RMSG14
6	RCHBLK14	RSIG14
7	TCHBLK14	GND
8	RSYSLK14	GND
9	TSYSLK14	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

CONN_20P

J10

1	RCLK15	GND
2	TCLK15	GND
3	RSER15	GND
4	TSER15	GPIO15
5	RSYNC15	RMSG15
6	RCHBLK15	RSIG15
7	TCHBLK15	GND
8	RSYSLK15	GND
9	TSYSLK15	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

CONN_20P

J11

1	RCLK16	GND
2	TCLK16	GND
3	RSER16	GND
4	TSER16	GPIO16
5	RSYNC16	RMSG16
6	RCHBLK16	RSIG16
7	TCHBLK16	GND
8	RSYSLK16	GND
9	TSYSLK16	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

CONN_20P

J12

1	RCLK17	GND
2	TCLK17	GND
3	RSER17	GND
4	TSER17	GPIO17
5	RSYNC17	RMSG17
6	RCHBLK17	RSIG17
7	TCHBLK17	GND
8	RSYSLK17	GND
9	TSYSLK17	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

CONN_20P

J13

1	RCLK18	GND
2	TCLK18	GND
3	RSER18	GND
4	TSER18	GPIO18
5	RSYNC18	RMSG18
6	RCHBLK18	RSIG18
7	TCHBLK18	GND
8	RSYSLK18	GND
9	TSYSLK18	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

CONN_20P


J14

1	RCLK19	GND
2	TCLK19	GND
3	RSER19	GND
4	TSER19	GPIO19
5	RSYNC19	RMSG19
6	RCHBLK19	RSIG19
7	TCHBLK19	GND
8	RSYSLK19	GND
9	TSYSLK19	GND
10	GND	
11	GND	
12	GND	
13	GND	
14	GND	
15	GND	
16	GND	
17	GND	
18	GND	
19	GND	
20	GND	

TITLE: DS26519DK01A1
 ENGINEER: JML
 DATE: 052506
 PAGE: 17 OF 24

SYSTEM CONNECTORS

Thu Mar 23 11:19:21 2006



TITLE: DS26519DK01A1
 ENGINEER: JML


DATE: 052506
 PAGE: 18 OF 24

GPIO AND INT CIRCUITS

Thu Mar 23 11:19:21 2006

1 2 3 4 5 6 7 B


1 2 3 4 5 6 7 B



Mon Jan 29 13:25:14 2007

TITLE:	DS26519DK01A1
DATE:	052506
ENGINEER:	JML
PAGE:	19 OF 24


CLOCKS AND PLATFORM FLASH PROM



Tue Aug 08 18:16:59 2006

TITLE:	DS26S19DK01A1
DATE:	052506
ENGINEER:	JML
PAGE:	20 OF 24


MICROPROCESSOR



Tue Aug 08 18:17:03 2006

TITLE:	DS26519DK01A1	DATE:	052506
ENGINEER:	JML	PAGE:	21 OF 24


MICROPROCESSOR MEMORY



Mon Jan 29 13:35:13 2007

TITLE:	DS26519DK01A1
DATE:	052506
ENGINEER:	JML
PAGE:	22 OF 24

MICROPROCESSOR SUPPORT AND JTAG



POWER SUPPLY DISTRIBUTION

Tue Aug 08 18:16:58 2005
 TITLE: DS26S19DK01A1
 ENGINEER: JML

DATE: 052506
 PAGE: 23 OF 24

B	7	6	5	4	3	2	1
D	<p style="text-align: center;">REVISION HISTORY -</p> <p>070506 - 01 - INITIAL RELEASE FOR DESIGN REVIEW</p> <p>080906 - A0 - RELEASE FOR FAB QUOTES</p> <p>012507 - A1 - MODE PINS AND INT PINS FOR FPGA PINOUT ON 8-PORT RJ48 CONNECTORS</p>						A
C							B
B							A
A							D

Mon Jan 29 13:36:19 2007

TITLE:	DS26519DK01A1
ENGINEER:	JML
DATE:	052506
PAGE:	24 OF 24